Paper 2017/1009 Original: eprint.iacr.org/2017/1009 ↗

Architecture level Optimizations for Kummer based HECC on FPGAs

Gabriel Gallin
Turku Ozlum Celik
Arnaud Tisserand
Abstract

On the basis of a software implementation of Kummer based HECC over Fp presented in 2016, we propose new hardware architectures. Our main objectives are: definition of architecture parameters (type, size and number of units for arithmetic operations, memory and internal communications); architecture style optimization to exploit internal par-allelism. Several architectures have been designed and implemented on FPGAs for scalar multiplication acceleration in embedded systems. Our results show significant area reduction for similar computation time than best state of the art hardware implementations of curve based solutions.

Metadata
Available format(s)
PDF
Category
Implementation
Publication info
Preprint.
History
2017-10-13: last updated
2017-10-13: published
Short URL
https://ia.cr/2017/1009
License
https://creativecommons.org/licenses/by/4.0/

BibTeX

@misc{cryptoeprint:2017/1009,
      author = {Gabriel Gallin and Turku Ozlum Celik and Arnaud Tisserand},
      title = {Architecture level Optimizations for Kummer based HECC on FPGAs},
      howpublished = {Cryptology {ePrint} Archive, Paper 2017/1009},
      year = {2017},
      url = {https://eprint.iacr.org/2017/1009}
}
Note: In order to protect the privacy of readers, this archive does not use cookies or embedded third party content.