Paper 2026/531 Original: eprint.iacr.org/2026/531 ↗

A Review of IC Logical Reverse Engineering Techniques

Kevin Xu
Lucas Daudt Franck
Samuel Pagliarini
Abstract

In the modern, globalized supply chain for application specific integrated circuits (ASICs), reverse engineering (RE) techniques can be employed for malicious and benign reasons. This survey defines the specific problem of logical RE from a hardware security perspective, examines the earliest RE-adjacent techniques, organizes contemporary RE works by both objective and methodology, and summarizes publication trends and the evolution of logical RE over the years. We review existing techniques, tracing their evolution from manual evaluation and structural analysis to graph theory and machine learning-based solutions. In addition, the survey identifies common trends and evaluation practices, discussing the strengths and drawbacks of the current literature. We also present a set of unique unaddressed problems, highlighting areas that have not been sufficiently explored as well as completely novel problems in ASIC RE. In conclusion, our findings provide a valuable foundation for researchers interested in RE and the future of the field.

Metadata
Available format(s)
PDF
Category
Foundations
Publication info
Preprint.
History
2026-03-16: last updated
2026-03-16: published
Short URL
https://ia.cr/2026/531
License
https://creativecommons.org/licenses/by/4.0/

BibTeX

@misc{cryptoeprint:2026/531,
      author = {Kevin Xu and Lucas Daudt Franck and Samuel Pagliarini},
      title = {A Review of IC Logical Reverse Engineering Techniques},
      howpublished = {Cryptology {ePrint} Archive, Paper 2026/531},
      year = {2026},
      url = {https://eprint.iacr.org/2026/531}
}
Note: In order to protect the privacy of readers, this archive does not use cookies or embedded third party content.